pts-cache-suite-result

2 x Intel Xeon E5-2699 v3 testing with a Supermicro X10DRC-T4+ v1.01 (1.0b-NSr2 BIOS) and ASPEED on CentOS Linux 7 via the Phoronix Test Suite.

Compare your own system(s) to this result file with the Phoronix Test Suite by running the command: phoronix-test-suite benchmark 2004141-HU-PTSCACHES45
Jump To Table - Results

Statistics

Remove Outliers Before Calculating Averages

Graph Settings

Prefer Vertical Bar Graphs

Multi-Way Comparison

Condense Multi-Option Tests Into Single Result Graphs

Table

Show Detailed System Result Table

Run Management

Result
Identifier
View Logs
Performance Per
Dollar
Date
Run
  Test
  Duration
2 x Intel Xeon E5-2699 v3
April 14 2020
  1 Hour, 16 Minutes
Only show results matching title/arguments (delimit multiple options with a comma):
Do not show results matching title/arguments (delimit multiple options with a comma):


pts-cache-suite-resultOpenBenchmarking.orgPhoronix Test Suite2 x Intel Xeon E5-2699 v3 @ 3.60GHz (36 Cores / 72 Threads)Supermicro X10DRC-T4+ v1.01 (1.0b-NSr2 BIOS)Intel Xeon E7 v3/Xeon8 x 32 GB 2133MT/s M393A4K40BB0-CPB84008GB SMC3108 + 240GB Micron_M500DC_MTASPEED4 x Intel 10-Gigabit X540-AT2CentOS Linux 73.10.0-957.10.1.el7.x86_64 (x86_64)GCC 4.8.5 20150623ext31024x768ProcessorMotherboardChipsetMemoryDiskGraphicsNetworkOSKernelCompilerFile-SystemScreen ResolutionPts-cache-suite-result BenchmarksSystem Logs- --build=x86_64-redhat-linux --disable-libgcj --disable-libunwind-exceptions --enable-__cxa_atexit --enable-bootstrap --enable-checking=release --enable-gnu-indirect-function --enable-gnu-unique-object --enable-initfini-array --enable-languages=c,c++,objc,obj-c++,java,fortran,ada,go,lto --enable-plugin --enable-shared --enable-threads=posix --mandir=/usr/share/man --with-arch_32=x86-64 --with-linker-hash-style=gnu --with-tune=generic - Scaling Governor: intel_pstate powersave - CPU Microcode: 0x43- l1tf: Mitigation of PTE Inversion; VMX: SMT vulnerable L1D conditional cache flushes + meltdown: Mitigation of PTI + spec_store_bypass: Mitigation of SSB disabled via prctl and seccomp + spectre_v1: Mitigation of Load fences __user pointer sanitization + spectre_v2: Mitigation of Full retpoline

CacheBench

This is a performance test of CacheBench, which is part of LLCbench. CacheBench is designed to test the memory and cache bandwidth performance Learn more via the OpenBenchmarking.org test page.

OpenBenchmarking.orgMB/s, More Is BetterCacheBenchTest: Read2 x Intel Xeon E5-2699 v36001200180024003000SE +/- 88.15, N = 122796.95MIN: 2377.87 / MAX: 3044.281. (CC) gcc options: -lrt

OpenBenchmarking.orgMB/s, More Is BetterCacheBenchTest: Write2 x Intel Xeon E5-2699 v35K10K15K20K25KSE +/- 622.20, N = 1222654.86MIN: 17123.9 / MAX: 27223.141. (CC) gcc options: -lrt

OpenBenchmarking.orgMB/s, More Is BetterCacheBenchTest: Read / Modify / Write2 x Intel Xeon E5-2699 v38K16K24K32K40KSE +/- 912.78, N = 1236444.28MIN: 28314.19 / MAX: 40969.271. (CC) gcc options: -lrt