compoi7cache
Intel Core i7-7700 testing with a Gigabyte H110N-CF (F24 BIOS) and Gigabyte Intel HD 630 on Debian 10 via the Phoronix Test Suite.
def
Processor: Intel Core i7-7700 @ 4.20GHz (4 Cores / 8 Threads), Motherboard: Gigabyte H110N-CF (F24 BIOS), Chipset: Intel Xeon E3-1200 v6/7th, Memory: 2 x 16384 MB DDR4-2400MT/s Kingston, Disk: 500GB TOSHIBA HDWD105 + 120GB KINGSTON SA400M8, Graphics: Gigabyte Intel HD 630 (1150MHz), Audio: Realtek ALC887-VD, Network: Realtek RTL8111/8168/8411
OS: Debian 10, Kernel: 5.4.0-4-amd64 (x86_64), Display Server: X Server, Compiler: GCC 9.3.0, File-System: ext4
Compiler Notes: --build=x86_64-linux-gnu --disable-vtable-verify --disable-werror --enable-bootstrap --enable-checking=release --enable-clocale=gnu --enable-default-pie --enable-gnu-unique-object --enable-languages=c,ada,c++,go,brig,d,fortran,objc,obj-c++,gm2 --enable-libstdcxx-debug --enable-libstdcxx-time=yes --enable-link-mutex --enable-multiarch --enable-multilib --enable-nls --enable-objc-gc=auto --enable-offload-targets=nvptx-none,hsa --enable-plugin --enable-shared --enable-threads=posix --host=x86_64-linux-gnu --program-prefix=x86_64-linux-gnu- --target=x86_64-linux-gnu --with-abi=m64 --with-arch-32=i686 --with-build-config=bootstrap-lto-lean --with-default-libstdcxx-abi=new --with-gcc-major-version-only --with-multilib-list=m32,m64,mx32 --with-target-system-zlib=auto --with-tune=generic --without-cuda-driver -v
Processor Notes: Scaling Governor: intel_pstate - CPU Microcode: 0xca
Security Notes: itlb_multihit: KVM: Mitigation of Split huge pages + l1tf: Mitigation of PTE Inversion; VMX: conditional cache flushes SMT vulnerable + mds: Mitigation of Clear buffers; SMT vulnerable + meltdown: Mitigation of PTI + spec_store_bypass: Mitigation of SSB disabled via prctl and seccomp + spectre_v1: Mitigation of usercopy/swapgs barriers and __user pointer sanitization + spectre_v2: Mitigation of Full generic retpoline IBPB: conditional IBRS_FW STIBP: conditional RSB filling + tsx_async_abort: Mitigation of Clear buffers; SMT vulnerable
CacheBench
This is a performance test of CacheBench, which is part of LLCbench. CacheBench is designed to test the memory and cache bandwidth performance Learn more via the OpenBenchmarking.org test page.
def
Processor: Intel Core i7-7700 @ 4.20GHz (4 Cores / 8 Threads), Motherboard: Gigabyte H110N-CF (F24 BIOS), Chipset: Intel Xeon E3-1200 v6/7th, Memory: 2 x 16384 MB DDR4-2400MT/s Kingston, Disk: 500GB TOSHIBA HDWD105 + 120GB KINGSTON SA400M8, Graphics: Gigabyte Intel HD 630 (1150MHz), Audio: Realtek ALC887-VD, Network: Realtek RTL8111/8168/8411
OS: Debian 10, Kernel: 5.4.0-4-amd64 (x86_64), Display Server: X Server, Compiler: GCC 9.3.0, File-System: ext4
Compiler Notes: --build=x86_64-linux-gnu --disable-vtable-verify --disable-werror --enable-bootstrap --enable-checking=release --enable-clocale=gnu --enable-default-pie --enable-gnu-unique-object --enable-languages=c,ada,c++,go,brig,d,fortran,objc,obj-c++,gm2 --enable-libstdcxx-debug --enable-libstdcxx-time=yes --enable-link-mutex --enable-multiarch --enable-multilib --enable-nls --enable-objc-gc=auto --enable-offload-targets=nvptx-none,hsa --enable-plugin --enable-shared --enable-threads=posix --host=x86_64-linux-gnu --program-prefix=x86_64-linux-gnu- --target=x86_64-linux-gnu --with-abi=m64 --with-arch-32=i686 --with-build-config=bootstrap-lto-lean --with-default-libstdcxx-abi=new --with-gcc-major-version-only --with-multilib-list=m32,m64,mx32 --with-target-system-zlib=auto --with-tune=generic --without-cuda-driver -v
Processor Notes: Scaling Governor: intel_pstate - CPU Microcode: 0xca
Security Notes: itlb_multihit: KVM: Mitigation of Split huge pages + l1tf: Mitigation of PTE Inversion; VMX: conditional cache flushes SMT vulnerable + mds: Mitigation of Clear buffers; SMT vulnerable + meltdown: Mitigation of PTI + spec_store_bypass: Mitigation of SSB disabled via prctl and seccomp + spectre_v1: Mitigation of usercopy/swapgs barriers and __user pointer sanitization + spectre_v2: Mitigation of Full generic retpoline IBPB: conditional IBRS_FW STIBP: conditional RSB filling + tsx_async_abort: Mitigation of Clear buffers; SMT vulnerable
Testing initiated at 30 March 2020 04:00 by user 27015.