lscpu - gui-toolkits-coeffs-two-stage

Return To gui-toolkits-coeffs-two-stage System Information

Architecture:          ppc64le
Byte Order:            Little Endian
CPU(s):                8
On-line CPU(s) list:   0-7
Thread(s) per core:    8
Core(s) per socket:    1
Socket(s):             1
NUMA node(s):          1
Model:                 IBM pSeries (emulated by qemu)
L1d cache:             64K
L1i cache:             32K
NUMA node0 CPU(s):     0-7

Return To gui-toolkits-coeffs-two-stage System Information