lscpu - dbench

Return To dbench System Information

Architecture:          mips64el
Byte Order:            Little Endian
CPU(s):                4
On-line CPU(s) list:   0-3
Thread(s) per core:    1
Core(s) per socket:    4
Socket(s):             1
NUMA node(s):          1
NUMA node0 CPU(s):     0-3