lscpu - cachebench

Return To cachebench System Information

Architecture:          armv7l
Byte Order:            Little Endian
CPU(s):                1
On-line CPU(s) list:   0