Intel Xeon E5-2450L 0 testing with a Dell 0FDT3J (2.9.0 BIOS) and AMD Radeon HD 5000/6000/7350/8350 on Debian 12 via the Phoronix Test Suite.

Compare your own system(s) to this result file with the Phoronix Test Suite by running the command: phoronix-test-suite benchmark 2310012-NE-DELLT320136
Jump To Table - Results


Remove Outliers Before Calculating Averages

Graph Settings

Prefer Vertical Bar Graphs

Multi-Way Comparison

Condense Multi-Option Tests Into Single Result Graphs


Show Detailed System Result Table

Run Management

Performance Per
Dell T320
October 02
  19 Minutes
Only show results matching title/arguments (delimit multiple options with a comma):
Do not show results matching title/arguments (delimit multiple options with a comma):

dell_t320OpenBenchmarking.orgPhoronix Test SuiteIntel Xeon E5-2450L 0 @ 2.30GHz (8 Cores / 16 Threads)Dell 0FDT3J (2.9.0 BIOS)Intel Xeon E5/Core12GB4001GB Seagate ST4000DM000-1F21 + 2 x 3001GB Seagate ST33000650SS + 8002GB Western Digital WD80EFAX-68L + 160GB Western Digital WD1600JD-75H + 500GB Samsung SSD 850AMD Radeon HD 5000/6000/7350/8350DELL E196FP2 x Broadcom NetXtreme BCM5720 PCIeDebian 126.1.0-10-amd64 (x86_64)Openbox 3.6.1X Server 1.20.4GCC 9.3.1 20200412 + Clang 14.0.6 + LLVM 14.0.6ext41280x1024ProcessorMotherboardChipsetMemoryDiskGraphicsMonitorNetworkOSKernelDesktopDisplay ServerCompilerFile-SystemScreen ResolutionDell_t320 BenchmarksSystem Logs- Transparent Huge Pages: always- --disable-bootstrap --enable-checking=release --enable-host-shared --enable-languages=jit- Scaling Governor: intel_cpufreq schedutil - CPU Microcode: 0x718- itlb_multihit: KVM: Mitigation of VMX disabled + l1tf: Mitigation of PTE Inversion; VMX: conditional cache flushes SMT vulnerable + mds: Mitigation of Clear buffers; SMT vulnerable + meltdown: Mitigation of PTI + mmio_stale_data: Unknown: No mitigations + retbleed: Not affected + spec_store_bypass: Mitigation of SSB disabled via prctl + spectre_v1: Mitigation of usercopy/swapgs barriers and __user pointer sanitization + spectre_v2: Mitigation of Retpolines IBPB: conditional IBRS_FW STIBP: conditional RSB filling PBRSB-eIBRS: Not affected + srbds: Not affected + tsx_async_abort: Not affected


This is a performance test of CacheBench, which is part of LLCbench. CacheBench is designed to test the memory and cache bandwidth performance Learn more via the test page.

OpenBenchmarking.orgMB/s, More Is BetterCacheBenchTest: ReadDell T320400800120016002000SE +/- 14.24, N = 31756.78MIN: 1517.28 / MAX: 1840.351. (CC) gcc options: -lrt

OpenBenchmarking.orgMB/s, More Is BetterCacheBenchTest: WriteDell T3203K6K9K12K15KSE +/- 75.48, N = 313015.37MIN: 8501.68 / MAX: 15617.831. (CC) gcc options: -lrt

OpenBenchmarking.orgMB/s, More Is BetterCacheBenchTest: Read / Modify / WriteDell T3203K6K9K12K15KSE +/- 41.18, N = 315579.27MIN: 14305.72 / MAX: 16370.391. (CC) gcc options: -lrt