cacheRMW_1A

Intel Core i5-2520M testing with a LENOVO 4180AP3 and Intel HD 3000 on VoidLinux rolling via the Phoronix Test Suite.

Compare your own system(s) to this result file with the Phoronix Test Suite by running the command: phoronix-test-suite benchmark 1802207-TY-CACHERMW158
Jump To Table - Results

Statistics

Remove Outliers Before Calculating Averages

Graph Settings

Prefer Vertical Bar Graphs

Table

Show Detailed System Result Table

Run Management

Result
Identifier
View Logs
Performance Per
Dollar
Date
Run
  Test
  Duration
first test of cachebench read modify and write
February 20 2018
 


cacheRMW_1AOpenBenchmarking.orgPhoronix Test SuiteIntel Core i5-2520M @ 3.20GHz (4 Cores)LENOVO 4180AP3Intel 2nd Generation Core Family DRAM12288MB500GB Samsung SSD 850Intel HD 3000 (1300MHz)Conexant CX20590Intel 82579LM Gigabit Connection + Intel Centrino Advanced-N 6205VoidLinux rolling4.14.20_1 (x86_64)intel 2.99.917GCC 7.3.0 + Clang 5.0.1 + LLVM 5.0.1f2fs1366x768ProcessorMotherboardChipsetMemoryDiskGraphicsAudioNetworkOSKernelDisplay DriverCompilerFile-SystemScreen ResolutionCacheRMW_1A BenchmarksSystem Logs- --build=x86_64-linux-musl --disable-libsanitizer --disable-libstdcxx-pch --disable-libunwind-exceptions --disable-multilib --disable-nls --disable-symvers --disable-target-libiberty --disable-werror --enable-__cxa_atexit --enable-checking=release --enable-default-pie --enable-default-ssp --enable-fast-character --enable-languages=c,c++,objc,obj-c++,fortran,lto --enable-lto --enable-serial-configure --enable-shared --enable-threads=posix --enable-vtable-verify --mandir=/usr/share/man --with-default-libstdcxx-abi=gcc4-compatible --with-isl --with-linker-hash-style=gnu - Scaling Governor: intel_pstate performance

CacheBench

This is a performance test of CacheBench, which is part of LLCbench. CacheBench is designed to test the memory and cache bandwidth performance Learn more via the OpenBenchmarking.org test page.

OpenBenchmarking.orgMB/s, More Is BetterCacheBenchTest: Read / Modify / Writefirst test of cachebench read modify and write4K8K12K16K20KSE +/- 323.13, N = 420695.271. (CC) gcc options: -lrt